https://docs.amd.com/r/en-US/pg381-perf-axi-tg-spec/WBEST_LATENCY_AL-Register-0x226C?contentId=IKxVDY3x_J4RxXNHgrv6rw
WBEST_LATENCY_AL Register (0x226C) - WBEST_LATENCY_AL Register (0x226C) - 1.0 English - PG381
Table 1. WBEST_LATENCY_AL Register (0x226C) Bit Default Value Access Type Description 31:0 0x0000_0000 RO Minimum latency of Write traffic. This is used for...
latencyalregisterenglish