https://docs.amd.com/r/2022.2-English/ug895-vivado-system-level-design-entry/IP-Bus-Interfaces-with-Tri-state-Ports
IP Bus Interfaces with Tri-state Ports - IP Bus Interfaces with Tri-state Ports - 2022.2 English -...
IP bus interface exposes three signals (I, O, and T) for tri-state ports. Based on the IP configuration, one or all three signals are exposed as single...
bus interfacestri stateipportsenglish
https://docs.amd.com/r/2023.1-English/ug994-vivado-ip-subsystems/Common-Internal-Bus-Interfaces?contentId=scCrR8LFdL77Z5kWy7laKg
Common Internal Bus Interfaces - Common Internal Bus Interfaces - 2023.1 English - UG994
Some common examples of bus interfaces are buses that conform to the AXI specification such as AXI4, AXI4-Lite, andAXI4-Stream. The AXIMM interface includes...
bus interfacescommoninternalenglish
https://docs.amd.com/r/en-US/ug1118-vivado-creating-packaging-custom-ip/Adding-or-Removing-Bus-Interfaces?contentId=vdw1fBhBvBtIvmb0VzNPCQ
Adding or Removing Bus Interfaces - Adding or Removing Bus Interfaces - 2025.2 English - UG1118
Interfaces provide the ability to group signals into a common grouping to use between IP in a Vivado IP integrator design. You can add an existing interface or...
bus interfacesaddingremovingenglish
https://es.mathworks.com/help/simulink/slref/interface-specification-using-bus-objects.html
Specify Bus Properties at Component Interfaces - MATLAB & Simulink
Pass buses into referenced models and use logged signal data for simulation.
specifybuspropertiescomponentinterfaces