https://docs.amd.com/v/u/1.2-English/pg193-partial-reconfiguration-controller
Partial Reconfiguration Controller v1.2 Product Guide - 1.2 English - The Xilinx Partial...
The Xilinx Partial Reconfiguration Controller core provides management functions for self-controlling partially reconfigurable designs.
partial reconfigurationproduct guidecontroller
https://scholars.lib.ntu.edu.tw/entities/publication/7ebabd12-6aec-4164-8510-883df4a952ed
An Arrhythmia Diagnosis Support System Base on Partial Reconfiguration of FPGA
Electrocardiography is an important method used in physiological signals to detect arrhythmia. At present, related researches in the architecture of...
support systempartial reconfigurationarrhythmiadiagnosis
https://essay.utwente.nl/essays/85411
FPGA partial reconfiguration and automatic variant generation as a side-channel attack...
This thesis proposes the automatic variant derivation of given hardware architectures using functional HDL Clash. The purpose of those variants is...
partial reconfiguration
https://arxiv.org/abs/0909.2369
[0909.2369] Self-Partial and Dynamic Reconfiguration Implementation for AES using FPGA
Abstract page for arXiv paper 0909.2369: Self-Partial and Dynamic Reconfiguration Implementation for AES using FPGA
https://www.intel.com/content/www/us/en/programmable/quartushelp/current/da_rules/bbd_60000.htm
BBD-60000: Partial Reconfiguration or Reserved Core Input/Output Ports not Directly Registered
Description Violations of this rule identify the Partial Reconfiguration (or Reserved Core) partition input/output boundary ports that are not directly...
https://docs.amd.com/v/u/en-US/xapp887_PRC_EPRC
PRC/EPRC: Data Integrity and Security Controller for Partial Reconfiguration Application Note...
This application note describes a data integrity controller for partial reconfiguration (PRC) that can be included in any partially reconfigurable FPGA design...
data integrity and security