pg201 - Robuta Search

https://docs.amd.com/r/en-US/pg201-zynq-ultrascale-plus-processing-system/Preset-Support?contentId=Tz1gOORR7nS8~1~vhjhghA Preset Support - Preset Support - 3.5 English - PG201 This section discusses two presets: IP preset and board preset. preset support english https://docs.amd.com/r/en-US/pg201-zynq-ultrascale-plus-processing-system/I/O-Configuration?contentId=NP_rquhA2Xc3XAaXOsb_Tg I/O Configuration - I/O Configuration - 3.5 English - PG201 This page shows pin assignments for individual signals of an interface of PS components. You can assign attributes for the signals. Figure 4-5: I/O... configuration english https://docs.amd.com/r/en-US/pg201-zynq-ultrascale-plus-processing-system/Transceiver-Placement?contentId=P8WZskRginIJwEB~X2QXXQ Transceiver Placement - Transceiver Placement - 3.5 English - PG201 This section is not applicable for this core. transceiver placement english https://docs.amd.com/r/3.4-English/pg201-zynq-ultrascale-plus-processing-system/Documentation Documentation - Documentation - 3.4 English - PG201 This product guide is the main document associated with the core. This guide, along with documentation related to all products that aid in the design process,... documentation english https://docs.amd.com/r/en-US/pg201-zynq-ultrascale-plus-processing-system/Output-Clocks?contentId=zqjIm9Cn4AvrDcFJDv949w Output Clocks - Output Clocks - 3.5 English - PG201 In the default mode (when Enable Manual Mode is turned off), the wizard (PCW) automatically calculates the M (Multiplier) and D (Divisor) values to ensure that... output clocks english https://docs.amd.com/r/3.4-English/pg201-zynq-ultrascale-plus-processing-system/CCI-Enablement?contentId=Xc~vWTc8Z512BJvCJswERQ CCI Enablement - CCI Enablement - 3.4 English - PG201 CCI Enablement option allows you to Enable/Disable the Cache coherency feature for the peripherals listed under this option. CCI provides the Cache coherency... cci enablement english https://docs.amd.com/r/en-US/pg201-zynq-ultrascale-plus-processing-system/Support-Resources?contentId=dEmIF~AJrU8_LbKImc3frQ Support Resources - Support Resources - 3.5 English - PG201 For support resources such as Answers, Documentation, Downloads, and Forums, see Support . support resources english https://docs.amd.com/r/en-US/pg201-zynq-ultrascale-plus-processing-system/DDR-Software-Self-Refresh?contentId=Xf_4JyvUNy1wbv7_M1PuNA DDR Software Self-Refresh - DDR Software Self-Refresh - 3.5 English - PG201 DDR Software Self Refresh is a TCL-only parameter (not displayed in the wizard User Interface). The default value for this parameter (... ddr software self refresh english https://docs.amd.com/r/en-US/pg201-zynq-ultrascale-plus-processing-system/Customizing-and-Generating-the-Core?contentId=K3kj7j6S1MfwlhBWrI2rig Customizing and Generating the Core - Customizing and Generating the Core - 3.5 English - PG201 This section includes information about using the Vivado Design Suite to customize and generate the core. If you are customizing and generating the core in the... the core customizing generating english https://docs.amd.com/r/3.4-English/pg201-zynq-ultrascale-plus-processing-system/Port-Descriptions?contentId=xeswFlwQ9OreCruay0U8ug Port Descriptions - Port Descriptions - 3.4 English - PG201 The signals for the design are listed in the following tables. Table B-1: SD/SDIO/eMMC: I/O Configuration I/O Configuration Slot Type Signal Name SD 2.0 SD 3.0... port descriptions english https://docs.amd.com/r/en-US/pg201-zynq-ultrascale-plus-processing-system/IPI-Master-Slave-Configuration IPI Master Slave Configuration - IPI Master Slave Configuration - 3.5 English - PG201 The Inter Processor Interrupt Block provides the ability for any processing unit to interrupt another processing unit by performing a register write. There are... master slave ipi configuration english https://docs.amd.com/r/3.4-English/pg201-zynq-ultrascale-plus-processing-system/Designing-with-the-Core Designing with the Core - Designing with the Core - 3.4 English - PG201 This chapter includes guidelines and additional information to facilitate designing with the core. the core designing english