pg346 - Robuta Search

https://docs.amd.com/r/en-US/pg346-cpm-pcie/Documentation?contentId=7vjK5EcPIvRbxueq74p3yA Documentation - Documentation - 3.4 English - PG346 This product guide is the main document associated with the Versal Adaptive SoC CPM Mode for PCIe. This guide, along with documentation related to all products... documentation english https://docs.amd.com/r/en-US/pg346-cpm-pcie/MSI-X-Capabilities-Tab?contentId=Q6V9cUBDL5Qe_OfqEG9eTQ MSI-X Capabilities Tab - MSI-X Capabilities Tab - 3.4 English - PG346 The MSI-X Capabilities parameters, shown in the following figure, are available in Advanced mode only. To enable MSI-X capabilities, select Advanced mode and... msi x capabilities tab english https://docs.amd.com/r/en-US/pg346-cpm-pcie/Required-Minimum-PS9-API Required Minimum PS9 API - Required Minimum PS9 API - 3.4 English - PG346 This section covers the details of each API calls that you must have in your test bench at a minimum to get your clock, resets, and data routing set correctly.... required minimum api english https://docs.amd.com/r/en-US/pg346-cpm-pcie/Legacy-Interrupt-Interface?contentId=SvTYSpJQst~NpVTLDtRRfw Legacy Interrupt Interface - Legacy Interrupt Interface - 3.4 English - PG346 Table 1. Legacy Interrupt Interface Port Descriptions Name I/O Width Description pcie0_cfg_interrupt_int pcie1_cfg_interrupt_int I 4 Configuration INTx Vector:... legacy interrupt interface english https://docs.amd.com/r/en-US/pg346-cpm-pcie/Port-Descriptions Port Descriptions - Port Descriptions - 3.4 English - PG346 Note: All the ports in the description field of the table excludes pcie0/pcie1 appended to the port names as the description is same for both. Please note that... port descriptions english https://docs.amd.com/r/en-US/pg346-cpm-pcie/CPM5-GTYP-Locations?contentId=a31itp64qQ8Im3WsKWiENA CPM5 GTYP Locations - CPM5 GTYP Locations - 3.4 English - PG346 Table 1. CPM5 GTYP Locations Device Package CPM Controller GT QUAD for X16 GT QUAD for X8 GT QUAD for X4 XCVC2602, XCVC2802, XCVE2802, XCVE2602,... locations english https://docs.amd.com/r/en-US/pg346-cpm-pcie/Host-PC-hw_server-Application?contentId=R3KWERpNjwFvMCjwm1ehEw Host PC hw_server Application - Host PC hw_server Application - 3.4 English - PG346 The Vivado IDE is used to connect to the hw_server application to use the debug feature for remote or local FPGA targets, including when using HSDP-over-PCIe.... hw server host pc application english https://docs.amd.com/r/en-US/pg346-cpm-pcie/CED-Generation-Steps?contentId=JKElAs_km_SVRWrxZ43oew CED Generation Steps - CED Generation Steps - 3.4 English - PG346 Following are the steps to generate a CED: Launch Vivado. Check whether the designs are installed and update if required. Click Vivado Store. Go to Example... ced generation steps english https://docs.amd.com/r/en-US/pg346-cpm-pcie/Debugging?contentId=y4_6s0Vr~~dOvm_vSSAMww Debugging - Debugging - 3.4 English - PG346 This appendix includes details about resources available on the AMD Support website and debugging tools. debugging english https://docs.amd.com/r/en-US/pg346-cpm-pcie/Clocking?contentId=ZUQRpgUYmIqNkB8tzqZKtA Clocking - Clocking - 3.4 English - PG346 CPM5 requires the same reference clock as UltraScale+ devices on the input side. On the output side, only pcie(n)_user_clk is available for the fabric (user... clocking english https://docs.amd.com/r/en-US/pg346-cpm-pcie/GT-Locations GT Locations - GT Locations - 3.4 English - PG346 CPM has a fixed connectivity to GTs based on the CPM configuration. You cannot change the GT locations in Versal adaptive SoC as it is possible in UltraScale+... gt locations english https://docs.amd.com/r/en-US/pg346-cpm-pcie/Versal_CPM_PCIE_BMD_EP_Design?contentId=AUoL0uVJmdBXcbsYQ8FGWw Versal_CPM_PCIE_BMD_EP_Design - Versal_CPM_PCIE_BMD_EP_Design - 3.4 English - PG346 This design has two preset options: CPM5 PCIe Controller 1 enabled in Gen5x8 configuration as End Point CPM5 PCIe Controller 1 enabled in Gen4x8 configuration... versal cpm pcie bmd ep