https://www.edaplayground.com/x/NWgm
Verilog:tristate buffer using conditional operator - EDA Playground
Edit, save, simulate, synthesize SystemVerilog, Verilog, VHDL and other HDLs from your web browser.
tristate bufferconditional operatorverilogusingeda