https://ebics.net/
Xilinx FPGA Designer - RAYPCB Engineering Tools
xilinx fpgadesignerengineeringtools
https://aws.amazon.com/marketplace/pp/prodview-cwdoams4wrymi?ref_=srh_res_product_image
AWS Marketplace: AMD Xilinx Video SDK AMI for VT1 Instances (Amazon Linux 2)
The AMD Xilinx Video SDK is a complete software stack allowing users to seamlessly leverage the hardware accelerated features of AMD Xilinx video codecs such...
https://lkml.iu.edu/1403.1/01900.html
Linux-Kernel Archive: Re: [PATCH v4 2/2] dma: Add Xilinx AXI Video Direct Memory Access Engine...
https://forums.tomshardware.com/threads/approval-for-amds-35-billion-xilinx-acquisition-slips-to-2022.3742219/
News - Approval for AMD's $35 Billion Xilinx Acquisition Slips to 2022 | Tom's Hardware Forum
AMD and Xilinx announced today that the acquisition will not complete this year, instead slipping to the first quarter of 2022. Approval for AMD's $35...
https://xilinx-wiki.atlassian.net/wiki/spaces/A/pages/18841737/Xilinx+V4L2+RGB2YUV+driver
Xilinx V4L2 RGB2YUV driver - AMD Adaptive Computing Wiki - Confluence
xilinxdriveramdadaptivecomputing
https://clear-com.atlassian.net/wiki/spaces/SF/pages/3916824578/How+to+Install+Impact+Xilinx+ISE+14.7+on+Windows+11
Matrix: How to Install Impact (Xilinx ISE 14.7) on Windows 11 - Solution Finder - Clear-Com...
https://docs.amd.com/r/2021.1-English/ug1353-versal-architecture-ai-libraries/Xilinx-Resources?contentId=2g6ldza9vCRX5K9WjO76RA
Xilinx Resources - Xilinx Resources - 2021.1 English - UG1353
For support resources such as Answers, Documentation, Downloads, and Forums, see Xilinx Support.
xilinxresourcesenglish
https://www.fool.com/investing/2019/06/02/better-buy-xilinx-vs-micron-technology.aspx
Better Buy: Xilinx vs. Micron Technology | The Motley Fool
Jun 2, 2019 - There is a clear winner between these two chipmakers.
better buymicron technologythe motleyxilinxvs
https://xilinx-wiki.atlassian.net/wiki/pages/diffpagesbyversion.action?pageId=85983409&selectedPageVersions=23&selectedPageVersions=24
Content Comparison - Xilinx PCIe Root and EndPoint (v.23 vs v.24) - AMD Adaptive Computing Wiki -...
https://de.mathworks.com/help/hdlcoder/ug/matlab-math-function-support-for-xilinx-vitis-hls.html
Support MATLAB Math Functions for Xilinx Vitis HLS - MATLAB & Simulink
Support mathematical functions with floating-point types for Xilinx Vitis HLS.
math functionsvitis hlssupportmatlabxilinx
https://docs.amd.com/v/u/2012.3-English/ug938-vivado-design-analysis-closure-tutorial
Xilinx Vivado Design Suite Tutorial: Design Analysis and Closure Techniques - 2012.3 English -...
Provides information on the Vivado Design Suite design flows.
vivado design suite
https://docs.amd.com/v/u/1.2-English/pg193-partial-reconfiguration-controller
Partial Reconfiguration Controller v1.2 Product Guide - 1.2 English - The Xilinx Partial...
The Xilinx Partial Reconfiguration Controller core provides management functions for self-controlling partially reconfigurable designs.
partial reconfigurationproduct guidecontroller
https://lkml.iu.edu/1403.1/00832.html
Linux-Kernel Archive: Re: [PATCH v5] can: xilinx CAN controller support.
linux kernelarchivepatchxilinxcontroller
https://docs.amd.com/r/2020.2-English/ug1483-model-composer-sys-gen-user-guide/Xilinx-Toolbox-Block-Description
Xilinx Toolbox Block Description - Xilinx Toolbox Block Description - 2020.2 English - UG1483
xilinxtoolboxblockdescriptionenglish
https://docs.amd.com/r/2020.2-English/ug953-vivado-7series-libraries/Xilinx-Resources?contentId=pgDWOHULHKnP79Pg2Q1X7g
Xilinx Resources - Xilinx Resources - 2020.2 English - UG953
For support resources such as Answers, Documentation, Downloads, and Forums, see Xilinx Support.
xilinxresourcesenglish
https://docs.amd.com/v/u/en-US/xapp181
Xilinx: SEU Mitigation Design Techniques for the XQR4000XL - Application Note (XAPP181) - This...
This application note discusses system and FPGA design techniques for applications that operate in space or in other environments exposed to heavy ion or...
design techniquesfor the
https://lkml.indiana.edu/1706.3/02411.html
Linux-Kernel Archive: Re: [PATCH] usb: gadget: udc-xilinx: remove useless variable assignment in...
https://docs.amd.com/v/u/en-US/xapp564
PPC405 Lockstep System on ML310 Application Note (XAPP564) - Xilinx XAPP564 PPC405 Lockstep System...
Xilinx XAPP564 PPC405 Lockstep System on ML310, Application Note
application notelockstepsystemxilinx
https://docs.amd.com/v/u/8.2-English/fifo_generator_ds317
LogiCORE IP FIFO Generator v8.2 Data Sheet (AXI) - 8.2 English - The Xilinx LogiCORE IP FIFO...
The Xilinx LogiCORE IP FIFO Generator is a fully verified first-in first-out (FIFO) memory queue for applications requiring in-order storage and retrieval. The...
https://in.mathworks.com/videos/matlab-as-axi-master-with-xilinx-fpga-and-zynq-soc-boards-1518606986395.html
MATLAB as AXI Master with Xilinx FPGA and Zynq SoC Boards - MATLAB & Simulink
MATLAB as AXI Master in HDL Verifier provides read/write access to on-board memory locations on Xilinx FPGA and Zynq SoC boards from a MATLAB session. See how...
xilinx fpga
https://www.yumpu.com/ro/document/view/25813359/1-descrierea-sistemului-de-dezvoltare-cu-cpld-xc9572xl-xilinx
1 Descrierea sistemului de dezvoltare cu CPLD XC9572XL (Xilinx)
1 Descrierea sistemului de dezvoltare cu CPLD XC9572XL (Xilinx)
decucpldxilinx
https://fr.mathworks.com/matlabcentral/answers/481259-install-communication-toolbox-support-package-for-xilinx-zynq-based-radio-on-matlab-2019b
Install Communication ToolBox Support Package for Xilinx zynq Based Radio on MATLAB 2019b - MATLAB...
Install Communication ToolBox Support Package... Learn more about xilinx zynq based radio MATLAB Compiler
https://docs.amd.com/v/u/en-US/wp395-Mitigating-SEUs
Mitigating Single-Event Upsets (WP395) - Xilinx has made significant investments in research and...
Xilinx has made significant investments in research and testing to offer customers a full range of SEU mitigation options as well as the lowest intrinsic FIT...
https://docs.amd.com/v/u/en-US/xd245-xrt-documentation
Xilinx Runtime (XRT) Documentation (XD245) - 2024.2 English - Documentation for Xilinx Runtime...
Documentation for Xilinx Runtime (XRT), which is an open-source, easy to use software stack that facilitates management and usage of FPGA/ACAP devices.
xilinxruntimexrtdocumentationenglish
https://docs.amd.com/v/u/en-US/wp466-proven-ultrascale-power-leaders
Proven Power Reduction with Xilinx UltraScale FPGAs (WP466) - Xilinx continues its low-power...
Xilinx continues its low-power leadership at the 20nm node with the UltraScale architecture. Designed-in power reduction innovations make designing under the...
provenpowerreductionxilinx
https://docs.amd.com/r/2023.2-English/ug895-vivado-system-level-design-entry/Using-Xilinx-Parameterized-Macros?contentId=M28BWkh_mgSg8BGaAe70Hg
Using Xilinx Parameterized Macros - Using Xilinx Parameterized Macros - 2023.2 English - UG895
XPMs are simple customizable solutions for common use cases in an HDL flow, such as RAM or ROM, clock domain crossings, and FIFOs. XPMs are SystemVerilog HDL...
usingxilinxmacrosenglish
https://docs.amd.com/v/u/en-US/wp389_Lowering_Power_at_28nm
Lowering Power at 28 nm with Xilinx 7 Series FPGAs (WP389) - This white paper describes several...
This white paper describes several aspects of power related to the Xilinx 28 nm 7 series FPGAs and Zynq-7000 devices, including the TSMC 28 nm high-k metal...
https://lkml.indiana.edu/2510.2/09360.html
Linux-Kernel Archive: Re: [PATCH v2] PCI: xilinx-xdma: Enable INTx interrupts
Re: [PATCH v2] PCI: xilinx-xdma: Enable INTx interrupts
linux kernel
https://www.raypcb.com/xilinx-fpga/
Xilinx FPGAs: A Comprehensive Guide to Product Families, Grades, Applications, and Costs - RayPCB
Jan 8, 2026 - Introduction to Xilinx FPGAs Field-Programmable Gate Arrays (FPGAs) have revolutionized the world of digital circuit design, offering unprecedented flexibility...
a comprehensive guide
https://gb.archive.ubuntu.com/ubuntu/pool/multiverse/l/linux-firmware-xilinx-ap1302/?C=S;O=A
Index of /ubuntu/pool/multiverse/l/linux-firmware-xilinx-ap1302
index ofl linuxubuntupoolmultiverse
https://www.heliontech.com/
Encryption IP Cores for ASIC and FPGA (Xilinx, Altera, Microsemi) - Helion Technology
FPGA (Xilinx, Altera, Microsemi) and ASIC Encryption IP cores from Helion Technology
asic and fpgaencryption ip
https://lkml.iu.edu/hypermail/linux/kernel/2302.2/05598.html
Linux-Kernel Archive: Re: [RESEND PATCH V12 XDMA 1/2] dmaengine: xilinx: xdma: Add xilinx xdma...
https://docs.amd.com/v/u/en-US/Xilinx-SOIC-SO20-Package-Drawing-PK003
Xilinx SOIC (SO20) Package Drawing (PK003) - PK003
xilinxsoicpackagedrawing
https://www.cafc.uscourts.gov/04-19-2022-22-1538-analog-devices-inc-v-xilinx-asia-pacific-pte-ltd-order-22-1538-order-4-19-2022_1938502/
22-1538: ANALOG DEVICES, INC. v. XILINX ASIA PACIFIC PTE. LTD. [ORDER], Nonprecedential - U.S....
Apr 19, 2022 - ORDER Posted: ANALOG DEVICES, INC. v. XILINX ASIA PACIFIC PTE. LTD. [ORDER](pdf) Appeal Number: 22-1538 Origin: PTO Nonprecedential To see more opinions and...
https://docs.amd.com/r/2021.1-English/oslib_rm/Using-the-Xilinx-Adapter-Helper-Functions?contentId=Sk7A8DK40inhsFq2P2qHPg
Using the Xilinx Adapter Helper Functions - Using the Xilinx Adapter Helper Functions - 2021.1...
The Xilinx adapters provide the following helper functions to simplify the use of the lwIP APIs. Table 1. Quick Function Reference Type Name Arguments void...
helper functionsusingxilinxadapter
https://lkml.iu.edu/hypermail/linux/kernel/1506.1/00760.html
Linux-Kernel Archive: Re: [PATCH 2/2] dma: Add Xilinx zynqmp dma engine driver support
https://docs.amd.com/r/2022.1-English/ug1119-vivado-creating-packaging-ip-tutorial/Xilinx-Resources?contentId=CiQif_M3kunyyDteORLnfA
Xilinx Resources - Xilinx Resources - 2022.1 English - UG1119
For support resources such as Answers, Documentation, Downloads, and Forums, see Xilinx Support.
xilinxresourcesenglish
https://docs.amd.com/v/u/en-US/xapp093
Dynamic Reconfiguration application note (XAPP093) - Xilinx XAPP093: Dynamic Reconfiguration,...
Xilinx XAPP093: Dynamic Reconfiguration, application note, v1.1 (11/97)
application notedynamicreconfigurationxilinx
https://lkml.indiana.edu/2010.3/02980.html
Linux-Kernel Archive: Re: [PATCH] firmware: xilinx: fix out-of-bounds access
out of boundslinux kernel
https://in.mathworks.com/matlabcentral/answers/398349-communications-system-toolbox-support-for-xilinx-zynq-based-sdr-is-the-xilinx-zc702-board-supporte
Communications System Toolbox Support for Xilinx Zynq-based SDR - is the Xilinx ZC702 board...
Communications System Toolbox Support for Xilinx... Learn more about zc702 Communications Toolbox
https://xilinx-wiki.atlassian.net/wiki/spaces/A/pages/2037317633
Getting Started with Certified Ubuntu 20.04 LTS for Xilinx Devices - AMD Adaptive Computing Wiki -...
https://nl.mathworks.com/matlabcentral/answers/481259-install-communication-toolbox-support-package-for-xilinx-zynq-based-radio-on-matlab-2019b
Install Communication ToolBox Support Package for Xilinx zynq Based Radio on MATLAB 2019b - MATLAB...
Install Communication ToolBox Support Package... Learn more about xilinx zynq based radio MATLAB Compiler
https://www.prnewswire.com/news-releases/thinking-about-trading-options-or-stock-in-xilinx-inc-uber-technologies-apple-bank-of-america-or-american-airlines-301085943.html
Thinking about trading options or stock in Xilinx Inc, Uber Technologies, Apple, Bank of America,...
/PRNewswire/ -- InvestorsObserver issues critical PriceWatch Alerts for XLNX, UBER, AAPL, BAC, and AAL. Click a link below then choose between in-depth...
https://lkml.iu.edu/1103.3/02782.html
Linux-Kernel Archive: [PATCH V5 4/4] ARM: Xilinx: Adding Xilinx platform infrastructure support
linux kernel
https://ez.analog.com/linux-software-drivers/f/q-a/588439/trouble-setting-up-libiio-dma-buffer-and-xilinx-dma
Trouble setting up libiio dma buffer and xilinx dma - Q&A - Linux Software Drivers - EngineerZone
I'm trying to use libiio in my platform driver to facilitate data egress from the PL to the process subsystem via Xilinx AXI DMA, but I am getting an error with
https://docs.amd.com/r/en-US/ug1514-smartlynq-plus-module/Xilinx-Resources
Xilinx Resources - Xilinx Resources - UG1514
For support resources such as Answers, Documentation, Downloads, and Forums, see Xilinx Support.
xilinxresources
https://ltu.diva-portal.org/smash/record.jsf?faces-redirect=true&language=no&searchType=SIMPLE&query=&af=%5B%5D&aq=%5B%5B%5D%5D&aq2=%5B%5B%5D%5D&aqe=%5B%5D&pid=diva2%3A1030807&noOfRows=50&sortOrder=author_sort_asc&sortOrder2=title_sort_asc&onlyFullText=false&sf=all
Converting from Xilinx XC40150XV to Xilinx Virtex II
convertingxilinxvirtexii
https://docs.amd.com/v/u/en-US/ds840_v_scaler
LogiCORE IP Video Scaler v4.0 Data Sheet (AXI)(DS840) - 4.0 English - The Xilinx Video Scaler...
The Xilinx Video Scaler LogiCORE IP is an optimized hardware block that converts an input color image of one size to an output image of a different size. This...
https://lkml.indiana.edu/2202.1/01705.html
Linux-Kernel Archive: Re: [PATCH] can: xilinx_can: Add check for NAPI Poll function
https://docs.amd.com/v/u/2012.2-English/ug892-vivado-design-flows-overview
Xilinx Vivado Design Suite User Guide: Design Flows Overview - 2012.2 English - Provides...
Provides information on Vivado Design Suite design flows and use models, including Project Mode and Non-Project Mode.
vivado design suiteuser guide
https://lkml.iu.edu/2209.2/02909.html
Linux-Kernel Archive: [PATCH v2 2/3] Added Xilinx XDMA IP core driver
https://npe.law.stanford.edu/case/255975
Polaris Innovations Limited v. Xilinx, Inc. | NPE Litigation Database
xilinx incpolarisinnovationslimitednpe
https://manpages.ubuntu.com/manpages/questing/man5/srec_coe.5.html
Ubuntu Manpage: srec_coe - Xilinx Coefficient File Format
Xilinx Coefficient File Format
ubuntumanpagesreccoexilinx
https://ez.analog.com/adiacademy/university-program/f/q-a/578296/xilinx-vivado-sdk-hdl-wrapper
Xilinx Vivado/SDK HDL Wrapper - Q&A - Virtual Classroom for ADI University Program - EngineerZone
By using github adalm-pluto hdl files, we built the fpga blocks of vivado. Now we want to wrap the design (Create HDL Wrapper) so that we can use the .xsa file...
https://docs.amd.com/v/u/en-US/accum_ds213
LogiCORE IP Accumulator v11.0 Data Sheet (DS213) - 11.0 English - The Xilinx LogiCORE IP...
The Xilinx LogiCORE IP Accumulator core provides LUT and single XtremeDSP slice accumulation implementations. The Accumulator module can generate adder-based,...
data sheet
https://docs.amd.com/r/2021.1-English/ug907-vivado-power-analysis-optimization/Xilinx-Device-Power-and-the-Overall-Design-Process
Xilinx Device Power and the Overall Design Process - Xilinx Device Power and the Overall Design...
From project conception to completion there are many different factors to consider that influence power. Omitting for a moment all other constraints...
and thexilinxdevicepoweroverall
https://scholarsarchive.byu.edu/etd/11058/
"Modeling Xilinx 7-Series FPGAs Within the Verilog to Routing Project" by Joshua Peter Fife
Verilog to Routing (VTR) is the most widely used open-source tool for experimenting with FPGA placement and routing algorithms, as well as assessing how...
https://de.mathworks.com/help/hdlcoder/ref/hdlcoder.referencedesign.addcustomvivadodesign.html
hdlcoder.ReferenceDesign.addCustomVivadoDesign - Specify Xilinx Vivado exported block design Tcl...
This MATLAB function specifies the exported block design Tcl file that contains the Xilinx Vivado embedded system design.
block designspecifyxilinxvivadoexported
https://docs.amd.com/v/u/5.2-English/pg065-clk-wiz
Clocking Wizard v5.2 Product Guide - 5.2 English - Provides information about the Xilinx LogiCORE...
Provides information about the Xilinx LogiCORE IP Clocking Wizard. This guide shows you how to use the GUI, the example design and test bench.
https://it.wikibooks.org/wiki/Esercitazioni_pratiche_di_elettronica/Software_ISE-XILINX_Free_Webpack/Creazione_di_un_nuovo_progetto
Esercitazioni pratiche di elettronica/Software ISE-XILINX Free Webpack/Creazione di un nuovo...
https://scholarsarchive.byu.edu/facpub/1307/
"Predicting On-Orbit Static Single Event Upset Rates in Xilinx Virtex F" by Joshua Engel, Keith S....
Sponsorship: Department of Energy, Los Alamos National Laboratory. This document describes the methodology used to predict single-event upset rates for Xilinx...
https://acg.cis.upenn.edu/milom/cis371-Spring12/lab/simulation/
Xilinx ModelSim Simulation Tutorial
xilinxmodelsimsimulationtutorial
https://xilinx-wiki.atlassian.net/wiki/pages/diffpagesbyversion.action?pageId=160825371&selectedPageVersions=13&selectedPageVersions=14
Content Comparison - Xilinx DRM VPSS Scaler driver with CSC (v.13 vs v.14) - AMD Adaptive Computing...
https://docs.amd.com/v/u/1.1-English/dsp48_macro_ds754
LogiCORE IP DSP48 Macro v2.0 Data Sheet - 1.1 English - The Xilinx LogiCORE IP DSP48 Macro provides...
The Xilinx LogiCORE IP DSP48 Macro provides an easy-to-use interface that abstracts the XtremeDSP slice and simplifies its dynamic operation by enabling the...
https://xilinx-wiki.atlassian.net/wiki/spaces/A/pages/18841868
Xilinx V4L2 VPSS CSC driver - AMD Adaptive Computing Wiki - Confluence
xilinxvpsscscdriveramd
https://docs.amd.com/v/u/en-US/Xilinx-Laminate-Chip-Scale-BGA-CS144/CSG144-Package-Drawing-PK084
Xilinx Laminate Chip Scale BGA (CS144/CSG144) Package Drawing (PK084) - PK084
xilinxlaminatechipscalebga
https://www.fool.com/earnings/call-transcripts/2019/01/24/xilinx-inc-xlnx-q3-2019-earnings-conference-call-t.aspx
Xilinx Inc (XLNX) Q3 2019 Earnings Conference Call Transcript | The Motley Fool
Apr 12, 2019 - XLNX earnings call for the period ending December 31, 2018.
xilinx incearnings conference
https://docs.amd.com/r/1.0-English/pg387-ll-compress/Xilinx-Resources?contentId=5eoiriBBBHVly2GQ5aD5rQ
Xilinx Resources - Xilinx Resources - 1.0 English - PG387
For support resources such as Answers, Documentation, Downloads, and Forums, see Xilinx Support.
xilinxresourcesenglish
https://docs.amd.com/v/u/2012.2-English/ug910-vivado-getting-started
Xilinx Vivado Design Suite User Guide: Getting Started - 2012.2 English - Provides an introduction...
Provides an introduction the Vivado Design Suite, instructions for getting started, and a list of documents to learn more.
https://lkml.iu.edu/hypermail/linux/kernel/2202.0/02189.html
Linux-Kernel Archive: Re: [PATCH v1 05/14] mtd: spi-nor: xilinx: rename vendor specific functions...
https://se.mathworks.com/matlabcentral/fileexchange/87924-hdl-coder-support-package-for-xilinx-rfsoc-devices
HDL Coder Support Package for Xilinx RFSoC Devices - File Exchange - MATLAB Central
Download and share free MATLAB code, including functions, models, apps, support packages and toolboxes
support package
https://docs.amd.com/v/u/en-US/Xilinx-PK077-Flip-Chip-BGA-FF668-Package-Package-Drawing-PK077
Xilinx PK077, Flip Chip BGA (FF668) Package, Package Drawing (PK077) - PK077
flip chipxilinxbgapackagedrawing
https://lkml.indiana.edu/2510.2/08540.html
Linux-Kernel Archive: RE: [PATCH v2] PCI: xilinx-xdma: Enable INTx interrupts
RE: [PATCH v2] PCI: xilinx-xdma: Enable INTx interrupts
linux kernel
https://docs.amd.com/r/2021.2-English/ug895-vivado-system-level-design-entry/Using-Xilinx-Parameterized-Macros?contentId=XcbagYOF446_QTfD6aTyWA
Using Xilinx Parameterized Macros - Using Xilinx Parameterized Macros - 2021.2 English - UG895
XPMs are simple customizable solutions for common use cases in an HDL flow, such as RAM or ROM, clock domain crossings, and FIFOs. XPMs are SystemVerilog HDL...
usingxilinxmacrosenglish
https://docs.amd.com/v/u/en-US/xapp153
xap153v18 (XAPP153) - Xilinx XAPP153 Status and Control Semaphore Registers Using Partial...
Xilinx XAPP153 Status and Control Semaphore Registers Using Partial Reconfiguration v 1.0 (6/99)
xilinxstatuscontrolsemaphoreregisters
https://docs.amd.com/r/2021.1-English/ug973-vivado-release-notes-install-license/Managing-Licenses-on-the-Xilinx-Product-Licensing-Site?contentId=c9i2a_oww8Bj81bvJSm7Kg
Managing Licenses on the Xilinx Product Licensing Site - Managing Licenses on the Xilinx Product...
The Xilinx Product Licensing site tracks the licenses that you have generated. To view all licenses you generated in your product licensing account, select the...
managing licenseson theproduct licensingxilinxsite
https://docs.amd.com/v/u/en-US/xapp1162
Xilinx Vivado IP Integrator Step-by-Step (XAPP1162) - Vivado IP Integrator Step-by-Step - XAPP1162
Vivado IP Integrator Step-by-Step
xilinxvivadoipintegratorstep
https://docs.amd.com/r/1.0-English/pg344-pcie-dma-versal/Xilinx-AXI-Verification-IP-Attached-to-the-AXI-Slave-Interface?contentId=mmeJ7x~bh0eiUem2TxwfQQ
Xilinx AXI Verification IP Attached to the AXI Slave Interface - Xilinx AXI Verification IP...
AXI Verification IP allows you to initiate AXI transfer from an Endpoint configured bridge or generates a larger more complex AXI transfer from a Root Port...
verification ipto thexilinxaxiattached
https://docs.amd.com/r/2022.1-English/ug949-vivado-design-methodology/Other-Xilinx-Documentation?contentId=MWa2DG~YE4bUd2DnM0~_9w
Other Xilinx Documentation - Other Xilinx Documentation - 2022.1 English - UG949
UltraScale Architecture-Based FPGAs Memory IP LogiCORE IP Product Guide (PG150) UltraScale Devices Gen3 Integrated Block for PCI Express LogiCORE IP Product...
xilinxdocumentationenglish
https://xilinx-wiki.atlassian.net/wiki/spaces/A/pages/18842519/Xilinx+ALSA+HDMI+Audio+driver
Xilinx ALSA HDMI Audio driver - AMD Adaptive Computing Wiki - Confluence
xilinxalsahdmiaudiodriver
https://edf.amd.com/sswreleases/amd-edf/25.11/CVE_SBOM/zynqmp-zcu106-sdt-full_xilinx-bootbin/
Index of /sswreleases/amd-edf/25.11/CVE_SBOM/zynqmp-zcu106-sdt-full_xilinx-bootbin
https://docs.amd.com/v/u/en-US/wp521-4bit-optimization
Convolutional Neural Network with INT4 Optimization on Xilinx Devices (WP521) - INT8 provides...
INT8 provides better performance with comparable precision than floating point for AI inference. But when INT8 is unable to meet the desired performance with...
convolutional neural network
https://lkml.iu.edu/hypermail/linux/kernel/1806.3/03921.html
Linux-Kernel Archive: [PATCH v3 net-next 0/5] Fixes coding style in xilinx_emaclite.c
https://docs.amd.com/r/2.2-English/pg336-hbm-ddr4-bcam/Xilinx-Resources?contentId=d9gvazaTmT179fUgIl9TzA
Xilinx Resources - Xilinx Resources - 2.2 English - PG336
For support resources such as Answers, Documentation, Downloads, and Forums, see Xilinx Support.
xilinxresourcesenglish
https://docs.amd.com/v/u/2012.3-English/ug871-vivado-high-level-synthesis-tutorial
Xilinx Vivado Design Suite Tutorial: High-Level Synthesis - 2012.3 English - Provides information...
Provides information on the Vivado High-Level Synthesis
vivado design suite
https://docs.amd.com/r/2022.1-English/ug1400-vitis-embedded/Xilinx-Resources?contentId=8Sl8Gad5rmObyMcuHkNQSw
Xilinx Resources - Xilinx Resources - 2022.1 English - UG1400
For support resources such as Answers, Documentation, Downloads, and Forums, see Xilinx Support.
xilinxresourcesenglish
https://se.mathworks.com/matlabcentral/answers/481259-install-communication-toolbox-support-package-for-xilinx-zynq-based-radio-on-matlab-2019b
Install Communication ToolBox Support Package for Xilinx zynq Based Radio on MATLAB 2019b - MATLAB...
Install Communication ToolBox Support Package... Learn more about xilinx zynq based radio MATLAB Compiler
https://docs.amd.com/v/u/en-US/ds837_v_osd
LogiCORE IP Video On-Screen Display v2.0 Data Sheet (AXI)(DS837) - 2.0 English - The Xilinx Video...
The Xilinx Video On-Screen Display LogiCORE IP provides a flexible video processing block for alpha blending and compositing as well as simple text and...
https://docs.amd.com/v/u/en-US/wp483-spartan-7-intro
Spartan-7 FPGAs: Meeting the Cost-Sensitive Market Requirements (WP483) - The Xilinx Spartan-7...
The Xilinx Spartan-7 family offers an array of low-cost, high-efficiency FPGAs. These devices have been purpose-designed to meet the special needs of the...
the costmarket requirementsspartanfpgasmeeting
https://lkml.iu.edu/1511.2/02902.html
Linux-Kernel Archive: Re: [PATCH 1/2] usb: doc: dwc3-xilinx: Add devicetree bindings
https://docs.amd.com/v/u/en-US/ug1019-zynq-trustzone
Programming ARM TrustZone Architecture on the Xilinx Zynq-7000 All Programmable SoC User Guide...
Programming ARM TrustZone Architecture on the Xilinx Zynq-7000 All Programmable SoC User Guide
https://docs.amd.com/v/u/2018.3-English/ug1145-sdk-system-performance
Xilinx Software Development Kit (SDK) User Guide: System Performance Analysis - 2018.3 English -...
Describes system performance monitoring in embedded design.
software development kit
https://aws.amazon.com/about-aws/whats-new/2022/06/amazon-ec2-vt1-supports-amd-xilinx-video-sdk-gstreamer-video-transcoding/
Amazon EC2 VT1 now supports the AMD-Xilinx Video SDK 2.0 that enables GStreamer and 10-bit video...
Discover more about what's new at AWS with Amazon EC2 VT1 now supports the AMD-Xilinx Video SDK 2.0 that enables GStreamer and 10-bit video transcoding
https://docs.amd.com/r/2020.2-English/ug973-vivado-release-notes-install-license/Xilinx-Information-Center?contentId=GNLVIWiEPLd8aDEVs6CqTQ
Xilinx Information Center - Xilinx Information Center - 2020.2 English - UG973
Xilinx Information Center (XIC) is the next generation replacement of XilinxNotify. This functionality resides in the task bar (Windows) and periodically...
information centerxilinxenglish
https://it.mathworks.com/help/deep-learning-hdl/ug/get-started-with-deep-learning-fpga-deployment-on-xilinx-zcu102.html
Get Started with Deep Learning FPGA Deployment on Xilinx ZCU102 SoC - MATLAB & Simulink
This example shows how to create, compile, and deploy a dlhdl.Workflow object that has a handwritten character detection network as the network object by using...
get started with
https://docs.amd.com/v/u/en-US/xcn12014
Product Change Notice for AutoESL (XCN12014) - To communicate some changes that Xilinx is making to...
To communicate some changes that Xilinx is making to the AutoESL product.
product change notice
https://manpages.ubuntu.com/manpages/resolute/man5/srec_coe.5.html
Ubuntu Manpage: srec_coe - Xilinx Coefficient File Format
Xilinx Coefficient File Format
ubuntumanpagesreccoexilinx
https://lkml.iu.edu/hypermail/linux/kernel/1905.0/05236.html
Linux-Kernel Archive: [PATCH AUTOSEL 4.19 03/81] iio: adc: xilinx: prevent touching unclocked h/w...
https://docs.amd.com/v/u/en-US/pg164-proc-sys-reset
Processor System Reset Module v5.0 Product Guide (PG164) - 5.0 English - The Xilinx LogiCORE IP...
The Xilinx LogiCORE IP Processor System Reset Module core provides customized resets for an entire processor system, including the processor, the interconnect...
https://xilinx-center.csl.illinois.edu/
AMD-Xilinx Center of Excellence - University of Illinois at Urbana-Champaign
center of excellenceamd xilinxuniversityillinoisurbana